INTRODUCTION
Steganography, derived from the Greek words stegos, meaning roof or covered and graphia which means writing, is the art and the science of hiding the fact that communication is taking place. The first known application of steganography is as ancient as Greek antiquity. Messages were tattooed on slaves' heads and then their hair were allowed to grow until the message would get covered. In more recent turn of events, US government has made a claim that attackers of 9/11 used steganographic algorithms to communicate via websites and other digital media using internet [1] [2] [3] . Steganography has found wide range of applications in data security. Numerous defence organisations have been using one or the other form of steganographic techniques for covert communications. Similar applications may be found in intelligence community. Use of steganography as a tool for copyright protection has been practiced as well. Steganography is also used in medical field, where patients' data is embedded within scanned picture result itself. In this way, confidentiality of the data can be ensured while achieving reduction in transmission time 4 . Steganography remains a promising domain in the field of data security. It has been proved to be as effective as cryptography and watermarking.
Classification of Steganography based on Cover
Media Any type of digital media including audio, video and image files can be used as a cover file for hiding a secret message. Recent studies also explore possibilities about utilising frames of protocols like TCP-IP as cover media 5 . However, digital images are the most widely used medium for steganography. Wide spread usage, lesser storage size and extensive research work done in the field of image processing makes digital images the most attractive option for cover in steganography.
Image steganography techniques are largely based on either spatial domain modifications or frequency domain modifications.
Spatial Domain Steganography
In spatial domain steganography, image is represented as bit planes. Generally, the bit plane's least significant bits are devoid of any significant information. Alteration in those planes does not affect image information considerably. Thus secret message is embedded in LSB planes. Major advantages of spatial domain methods includes high embedding capacity, high level of imperceptibility and lower computation complexity 6 , which makes these techniques more attractive for any hardware implementation.
However, they are vulnerable to statistical methods based steganalysis attacks.
Frequency Domain Steganography
In frequency domain steganography, cover image is transferred in frequency domains using transformations like DCT, DFT. The data is hidden inside the coefficients obtained by such operations. These methods demonstrate robustness against statistical methods based steganalysis attacks. On the other hand, they lack high embedding rate and involve operations of complex number multiplications repeating for multiple iterations which are computationally expensive 6 .
MOTIVATION AND RELATED WORK
Spatial domain steganography techniques, like LSB substitution, offer better embedding capacity. The improvement in embedding capacity is achieved using operations which are computationally simpler than those used by frequency domain techniques. However, weakness of such techniques against statistical attacks like chi-square test has motivated development of LSB matching technique 7, 8 . When value of cover image pixel LSB and message bit does not match, cover pixel value may be increased or decreased randomly in LSB matching. Thus probability of change for a pixel value is considered as 0.5. Steganalysis methods such as HCF-COM performs very well against LSB matching 9 . A revised version of LSB matching reduces the same to 0.37, 10 resulting in better correlation between cover and stego image. Sarreshtedari 11 , et al. has proposed a newer algorithm which reduces the probability of change to 1/3. One third probability algorithm shows better resistance against HCF-COM attack while performing better than LSB matching and revised LSB matching 11 . In the field of steganography, hardware implementation using FPGA is not very frequent. Motivation for this work also lies in the fact that most of the operations explained in one third probability algorithm are not optimised or well supported in context of hardware implementation. Purpose of presented work is to modify the algorithm for hardware implementation and then implement the modified algorithm on FPGA. A FSM containing details of hardware implementation has been designed. Performance evaluation of modified algorithm has also been carried out using various quantitative and qualitative parameters.
MODIFIED ONE THIRD PROBABILITY
ALGORITHM AND SYSTEM DESIGN Elements and methods from Sarreshtedari 11 , et al. are mentioned in following sub-section along with proposed modifications.
Basic Definitions
Minor Change: A minor change in any value x is an addition or a subtraction by one, such that ⌊x/2⌋ remains unchanged. Mathematically, it can be defined as 
However, optimised version of the operation in terms of hardware design can be obtained by considering given grey pixel value. If a grey pixel value is an even number, then minor function increments it by one and decrements it by one if number is odd.
Major Change: A major change in any x is an addition or a subtraction by one, such that ⌊x/2⌋ changes. It can be defined mathematically as
Similar to the minor change function, the major change function can also be optimised. If a grey pixel value is an even number, then minor function decrements it by one and increments the same by one if number is odd.
LSB Function: LSB function for any two grey pixel values can be defined as follows 
However, LSB function can also be modified as:
(1 place arithmetically ( , ) right shifted value of )
It is noteworthy that an arithmetic (unsigned) right shift by 1 place produces the same result as division by 2 and the floor function combined in Eqn. (3) .
To determine operation on specific cover pixel group, result vector is defined as:
m m m r r r r xor x
Optimisation of all three functions, which are performed repeatably for each cover pixel group, ensures reduced hardware utilisation by eliminating computationally complex operations like floor function, division, multiplication as well as excess number of additions and subtractions.
Use of floor function and division operation may necessitate final resultant value or intermediate variable to be a floating point number, which will require separate class support for required precision values. It may lead to 64 bit registers for each pixel floating point value instead of 8 bit unsigned integer value. Additionally, limited or none synthesis support is available for floating point type. Major and minor functions can simply be implemented using a multiplexer according to directive prescribed in this work. Multiplexers are readily available as an atomic unit in most FPGAs.
Embedding Steps
Step 1 Initialisation
According to the algorithm given by Sarreshtedari 11 , et al., the cover image x is copied into the stego image y. Pixels having extreme values of N − 1 and 0 are decreased and increased by one, correspondingly. The N × N matrix C, where N − 1 is the upper bound for permissible pixel values, is defined and all of the entries of C are set to zero.
However, synthesis of two dimensional array consisting signed integers has not been supported by majority of synthesis tools which generates RTL level net list. In this work, two dimensional array has been substituted by two single dimensional arrays. Control signals for each array determines to register changes in given pixel values to either lower triangle array or upper triangle array as shown in Fig.1 . Each, lower triangular array lt and upper triangular array ut both have (N*N) no. of elements. All of these elements are also initialised with zero value.
Step 2 First Scan
The cover image is divided into groups of three pixels (x i , x i + 1 , x i + 2 ) in each group, which are called embedding units. The result for matching vector is calculated as given in Eqn. (5) . This calculation is repeated until result vectors are derived for all embedding units. Transformations in embedding units are performed according to the Table 2 .
If there is a change in C(x,y) or C(y,x) element according to the mandatory phase calculations as described in original one third probability algorithm, corresponding change in lower or upper triangle matrix from modified algorithm would occur as follows: Step 3 Mandatory Phase For each embedding unit in cover image, cover image pixel values and corresponding message bits are fetched. The pixel values are transformed according to the following 8 cases as per mentioned in Table 1 .
However modifications in change matrix C in original algorithm has been given as: Table 1 .
For example if r= [1, 0, 0] then value of a=i. Thus changes would occur in C(y i, x i ) and C(x i, y i ) as explained by Eqns. (6) and (7).
However changes in lower and upper triangular arrays follows relation between resultant stego pixel y and cover pixel x.
If y>x then,
Similarly, for x>y, Step 4 Random Phase In random phase, we just consider the case when result vector r is [1, 1, 1] . Three different sets of changes can be performed at this stage (i.e. one pixel undergoes major change, one pixel undergoes minor change and the third one remains unchanged.). We calculate 'score' for each of these three change sets. The score is calculated by adding signs from corresponding entries of the lt and ut arrays according to two possible alterations in original algorithm. 
Corresponding entries in lower triangular and upper triangular arrays, excluding diagonal elements, will be 
Corresponding changes in lt and ut arrays would be: 
Thus all the pixel sets, which had been stored in random change list, undergo above-mentioned changes and generation of stego image is finally accomplished.
Extraction Algorithm
The extraction process is similar to the original algorithm but modified form of LSB function would be utilised. The stego image is divided into embedded units, each consisting of three pixels (y i , y i + 1 , y i + 2 ).Three message bits are extracted from each embedded unit following the equation of LSB function. The process is continued until all embedded bits have not undergone extraction procedure. Figure 1 shows top level system architecture of proposed steganographic system. The block RAMs contains cover image x and secret message m. A monochrome image with only two levels, black and white (binary 0 and 1 respectively) has been chosen as secret message. Due to the constraints on target FPGA resources, image size is set at 128*128 pixels of and secret message has also been chosen to be of 128*128 bits. Each cover pixel contains 256 grey levels and has storage size of 8 bits. In this way, secret message (128*128 bits) is comprised of 1/8 th portion of original cover image (128*128*8 bits). Thus, secret message embedding in the cover image has been done at its full capacity of 1 bit per pixel.
To perform the function of lower and upper triangular arrays, which assists in all over histogram compensating characteristics of one third probability algorithm, two Block RAMs containing 256*256 no. of signed numbers have been allocated. They are initialised as all zeroes values for each element.
Resultant stego image y has also the size of 128*128 pixel having 8 bits depth per pixel. It has also been assigned a block RAM and is initialised with all zeroes. 
Finite State Machine for Final Hardware Design
The Finite State Machine, which is responsible for implementing embedding process, is explained in this subsection. All transitions take place on the positive edge of clock. Functionality of the states is described in Fig. 2 . 1. Reset: Entered at power on or when reset input is asserted.
Address for all memories are initialised at 0. 2. State S2 to S6 are responsible for executing mandatory phase. They perform transformations in stego pixel values and changes in lt and ut matrices. Once all units have undergone mandatory phase, then only FSM enters random phase. 3. State S7 to S14 are responsible for random phase. Reading entries from ut and lt matrices, calculating score, decision of best random change has been carried out in these states. Following the completion of random phase embedding in all units, the FSM enters S15, which suggests completion of embedding phase execution.
( )
m number of rows in cover image n number of columns in cover image x mn pixel value from cover image y mn pixel value from stego image Higher value of MSE indicates greater dissimilarity between cover image and stego images.
Peak Signal to Noise Ratio (PSNR)
PSNR indicates subjective quality of the stego image in comparison with the cover image. It is measured in decibels. The higher value of PSNR points to better quality of stego image. PSNR is computed using the following Eqn (22). 
Correlation Coefficient
It reflects statistical similarity between resultant stego and cover image. It should be 1 ideally. It is calculated by given formulae.
( ) 
Here, x and y are cover and stego images, respectively with m rows and n columns. x and y are arithmetic means for both images.
Entropy of Image
Image entropy is a quantity which is used to describe the `busyness' of an image, i.e. the minimum amount of information which must be coded by any image processing algorithm. Ideally entropy for both cover and stego image should be equal and does not change significantly. Alternatively, image entropy suggests minimum number of bits that are required to encode given image information in a pixel of given image. Unit for image entropy is bits/pixel.
RESULTS AND DISCUSSION
Qualitative and quantitative parameters are obtained from implementation. Qualitative parameters include image appearance and its histograms. Quantitative parameters include mean square error, PSNR, cross correlation, entropy comparison between cover and stego image. Comparative analysis also covers original one third probability and other state of art LSB algorithm's performance characteristics for standard test images. To ensure real world operability, algorithm has also been applied on an image from internet (image 'girl') and another image from digital camera (image 'beach'). 
Methods and Tools used for Implementation
A HDL code for proposed design has been developed in Verilog HDL. Xilinx ISE tools have been used for synthesis, placement and routing operations. Final Target for the design is SP605 board, which includes Xilinx Spartan 6 Family FPGA.
Resultant stego image produced by FPGA has been converted to binary files. The files are imported into MATLAB for the quantitative analysis as well as image display and histogram calculations. Quantitative analysis procedures have been carried out using various functions in MATLAB.
Definition of Various Basic Parameters Employed for Qualitative Analysis Mean Squared Error (MSE)
It is computed by performing pixel by pixel squared differences of the cover and stego images. The computation can be expressed as follows: 
Resultant Images and their Histograms
Subjective examination of cover image and stego images reveal that there is no visible image distortion in result images. Histograms of both images shows very slight deviation during embedding process, which makes detection of message hiding difficult using statistical methods like HCF-COM are as shown in Figs. 3-4 .
Quantitative analysis shows that correlation between cover and stego image is almost equal to 1, which is near ideal. Entropy of stego image does not deviate from cover image significantly. It suggests that minimum information required to be in cover image does not changes significantly by embedding algorithm. MSE and consequent PSNR levels are nearly equal or marginally better than result statistics of original one third probability algorithm and various other state of art LSB methods results stated in Sarreshtedari 11 , et al. Results decisively shows that proposed method performs at par with original one third probability and other LSB algorithms in Table 3 .
However, images obtained by any LSB steganography method is susceptible to noise and transmission errors. A robust error checking and correcting mechanism is required while transmitting in noisy environment 16 . Lossy compression techniques like JPEG are prevalent for images, which alters LSB bit planes heavily while compressing the image. Significant amount of redundancy and various supporting techniques are required in addition with proposed method to bring down error rate in compressed stego image 17 .
CONCLUSIONS AND FUTURE SCOPE
The FPGA implementation of modified one third probability algorithm shows optimised implementation of a steganographic system. It is one of the few examples of system level implementation of a novel spatial domain image steganographic algorithm, which is resistant to many steganalysis attacks. Many operations and elements of original algorithm have been optimised or modified in this work. The proposed system has been implemented on Xilinx SP605 board (Spartan 6 series XC6SLX45T FPGA). The qualitative and quantitative analysis of the results from the implemented system has been done. The performance of the system has been found to be at par with the original algorithm.
However, further hardware implementations for onion steganographic methods can be developed, which includes cryptography and other additional security layers. In the same implementation, power saving and performance enhancing techniques like pipelining and parallelism can be introduced. 
